Transcend 80X CompactFlash Card

Description

The Transcend CF 80X is a High Speed CompactFlash Card with high quality Flash Memory assembled on a printed circuit board.

Placement



Features

- RoHS compliant products
- Single Power Supply: 5V ± 10% or 3.3V ± 10%
- Compliant to CompactFlash, PCMCIA, and ATA standards
- Support PIO mode 0 to PIO mode 6
- Operating Temperature: 0°C to 70°C
- Storage Temperature: -25°C to 85°C
- On-the-fly ECC
- Host Interface: 8/16-bit access
  Flash Interface: 8-bit access
- Endurance: 1,000,000 Program/Erase cycles
- Durability of Connector: 10,000 times
- MTBF: 1,000,000 hours

Dimensions

Side	Millimeters	Inches
A	36.40 ± 0.150	1.43 ± 0.005
B	42.80 ± 0.100	1.69 ± 0.004
C	3.30 ± 0.100	0.13 ± 0.004
D	0.63 ± 0.070	0.02 ± 0.003

Block Diagram



Pinouts

Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name	Pin No.	Pin Name
01	VSS	14	A6	27	D11	40	NC
02	D3	15	A5	28	D12	41	RESET
03	D4	16	A4	29	D13	42	/WAIT
04	D5	17	A3	30	D14	43	/INPACK
05	D6	18	A2	31	D15	44	/REG
06	D7	19	A1	32	/CE2	45	DASP
07	/CE1	20	A0	33	VSS	46	PDIAG
08	A10	21	D0	34	/IORD	47	D8
09	/OE	22	D1	35	/IOWR	48	D9
10	A9	23	D2	36	/WE	49	D10
11	A8	24	/IOIS16	37	/IREQ	50	VSS
12	A7	25	VSS	38	VCC		
13	VCC	26	VSS	39	CSEL		

Pin Identification

Symbol	Function
D0 ~ D15	Data Bus (Bi-directional)
A0 ~ A10	Address Bus (Input)
/CE1,/CE2	Card Enable (Input)
/OE, /WE	Output / Write Enable (Input)
/REG	Register Select (Input)
/IORD, /IOWR	I/O Access (Input)
/IREQ, /IOIS16, RESET, CSEL, /INPACK, /WAIT, DASP, PDIAG	I/O Handshaking (Input/Output)
VSS	Ground
VCC	Vcc Power Input

Host interface

Pin Name	Pin No. (100pin)	Pin No. (128pin)	Type	Function (Refer to CF Specification)
HA0 ~ HA10	17, 20, 22, 25, 27, 29, 30, 33, 35, 37, 39	20, 25, 29, 33, 35, 37, 38, 41, 43, 45, 47	5V/3.3V In, Schmitt Trigger	HA0 ~ HA10 (PC Card Memory Mode) HA0 ~ HA10 (PC Card I/O Mode) HA0 ~ HA2 (True IDE Mode)
HBVD1	43	52	5V/3.3V In/Out, Schmitt Trigger, 4mA	BVD1 (PC Card Memory Mode) STSCHG# (PC Card I/O Mode) PDIAG# (True IDE Mode)
HBVD2	40	48	5V/3.3V In/Out, Schmitt Trigger, 4mA	BVD2 (PC Card Memory Mode) SPKR# (PC Card I/O Mode) DASP# (True IDE Mode)
HCE1#, HCE2#	14, 16	15, 18	5V/3.3V In, Schmitt Trigger, Pull up	CE1#, CE2# (PC Card Memory Mode) CE1#, CE2# (PC Card I/O Mode) Card Enable CS0#, CS1# (True IDE Mode)
HCSEL#	28	36,	5V/3.3V In, Schmitt Trigger, Pull up	CSEL# (PC Card Memory Mode) CSEL# (PC Card I/O Mode) CSEL# (True IDE Mode)
HD0 ~ HD15	1, 2, 3, 4, 5, 7, 9, 11, 12, 13, 42, 44, 45, 47, 48, 50	1, 2, 3, 4, 5, 7, 9, 11, 12, 13, 50, 54, 56, 59, 61, 65	5V/3.3V In/Out, Schmitt Trigger, 8mA	HD0 ~ HD15 (PC Card Memory Mode) HD0 ~ HD15 (PC Card I/O Mode) HD0 ~ HD15 (True IDE Mode)
HINPACK#	36	44	5V/3.3V Output, 4mA	INPACK# (PC Card Memory Mode) INPACK# (PC Card I/O Mode) INPACK# (True IDE Mode)
HIORD#	19	23	5V/3.3V In, Schmitt Trigger, Pull up	IORD# (PC Card Memory Mode) IORD# (PC Card I/O Mode) IORD# (True IDE Mode)
HIOWR#	21	27	5V/3.3V In, Schmitt Trigger, Pull up	IOWR# (PC Card Memory Mode) IOWR# (PC Card I/O Mode) IOWR# (True IDE Mode)

HOE#	18	22	5V/3.3V In, Schmitt Trigger, Pull up	OE# (PC Card Memory Mode) OE# (PC Card I/O Mode) ATASEL# (True IDE Mode)
HRDY	26	34	5V/3.3V Output, 4mA	RDY/BSY# (PC Card Memory Mode) IREQ# (PC Card I/O Mode) INTRQ (True IDE Mode)
HREG#	38	46	5V/3.3V In, Schmitt Trigger, Pull up	REG# (PC Card Memory Mode) REG# (PC Card I/O Mode) REG# (True IDE Mode)
HRST	31	39	5V/3.3V In, Schmitt Trigger, Pull up	RESET (PC Card Memory Mode) RESET (PC Card I/O Mode) RESET# (True IDE Mode)
HWAIT#	34	42	5V/3.3V Output, 4mA	WAIT# (PC Card Memory Mode) WAIT# (PC Card I/O Mode) IORDY (True IDE Mode)
HWE#	24	32	5V/3.3V In, Schmitt Trigger, Pull up	WE# (PC Card Memory Mode) WE# (PC Card I/O Mode) WE# (True IDE Mode)
HWP	49	63	5V/3.3V In, Schmitt Trigger	WP (PC Card Memory Mode) IOIS16# (PC Card I/O Mode) IOIS16# (True IDE Mode)

Flash interface

Pin Name	Pin No. (100)	Type	Function
FD0 ~ FD15	54, 55, 56, 57, 58, 59, 60, 61, 63, 66, 67, 68, 69, 70, 71, 72	In/Out, 3mA	Flash Data Bus 0 ~ 7. Connect to flash memory pins FD0 ~ FD7.
FALE	90	Out, 3mA	Flash Address Latch Enable. Connect to flash memory pin ALE
FCLE	89	Out, 3mA	Flash Command Latch Enable. Connect to flash memory pin CLE

FRE#, FWE#	88 , 91	Out, 3mA	Flash Read/Write Enable. Connect to flash memory pin RE/WE.
FCE0# ~ FCE7#	73, 74, 75, 76, 80, 81, 82, 83	Out, 2mA	Flash Chip Enable. Connect to flash memory pin CE.
FCE8# ~ FCE15#	-	Out, 2mA	Flash Chip Enable. Connect to flash memory pin CE.
FWP#	92	Out, 3mA	Flash Write-Protect. Connect to flash memory pin WP.
FRDY	87	In	Flash Ready/BSY signal. Connect to flash memory pin Ready/Busy#.

System interface & power pins

Pin Name	Pin No. (100)	Type	Function
SEL_CLK	86	In	Connected to 3.3V to select internal oscillator, or GND for external clock.
SEL_RST	77	In	Connected to 3.3V to select internal power-on-reset or GND for external reset
TEST	79	In	Test mode enable pin. Connected to GND.
RX	-	In	Test pin. Connected to 3.3V or GND.
TX	-	Out, 3mA	Test pin. Not connected.
CLKI	94	In	Clock input
RESET#	97	In	Reset input if reset is provided externally. If SEL_RST is high, this pin is connected to GND through a capacitor.
ROSC	99	Analog In	Connected to the same power source as VDDA through a resistor to configure oscillator frequency
REG_EN	-	In	Regulator enable
IROM_SEL	-	In	Test pin. Connected to 3.3V or NC.
VDDPQ	10, 41		Power for CF interface (3.3V or 5V)
GNDPQ	8, 23, 46		Ground for CF interface
VDDQ	64, 85		3.3V power for flash interface
GNDQ	62, 84		Ground for flash interface

VDDC	15, 65,		3.3V power for core
GNDC	6, 32, 78		Ground for core
VDD5	52		Power input for LDO regulator (3.3V or 5V)
VDD3	53	O	3.3V LDO regulator output
GNDR	51		Ground for LDO regulator
VDDA	98		3.3V power for reset circuit
GNDA	100		Ground for analog circuit
VDDCLK	96		3.3V power for oscillator
GNDCLK	93		Ground for oscillator

Electrical specifications

Absolute maximum ratings

Symbol	Description	Value	Unit	Notes
V_{CC}	V_{CC} Voltage	- 0.3 to +6.5	V	VDDPQ
V_{DD}	V_{DD} Voltage	- 0.3 to +4.6	V	VDDC, VDDQ
V_{IN}, V_{OUT}	All input/output voltages	- 0.3 to VCC + 0.3	V	CF interface
V_{IN}, V_{OUT}		- 0.3 to VDD + 0.3	V	Other I/O except CF interface
Tstg	Storage temperature range	- 25 to +125	°C	

Recommended operating conditions

Symbol	Parameter	Min.	Typ.	Max.	Unit
V_{CC}	V_{CC} voltage	4.5	5	5.5	V
		3.15	3.3	3.45	V
V_{DD}	V_{DD} voltage	3.15	3.3	3.45	V
T_{OPR}	Operating temperature	0		70	^{o}C

DC characteristics

Symbol	Parameter	Min.	Typ.	Max.	Unit

V_{IH3}	High level input voltage for 3.3V domain	2.4			V
V_{IL3}	Low level input voltage for 3.3V domain			0.6	V
V_{OH3}	High level output voltage for 3.3V domain	2.4			V
V_{OL3}	Low level output voltage for 3.3V domain			0.4	V
V_{IH53}	High level input voltage for 5V domain under 3.3V	2.4			V
V_{IL53}	Low level input voltage for 5V domain under 3.3V			0.6	V
V_{OH53}	High level output voltage for 5V domain under 3.3V	Vcc-0.8			V
V_{OL53}	Low level output voltage for 5V domain under 3.3V			0.4	V
V_{IH55}	High level input voltage for 5V domain under 5V	4.0			V
V_{IL55}	Low level input voltage for 5V domain under 5V			0.8	V
V_{OH55}	High level output voltage for 5V domain under 5V	Vcc-0.8			V
V_{OL55}	Low level output voltage for 5V domain under 5V			0.4	V

Power-on-reset characteristics

Symbol	Parameter	Typ.	Unit
V_T(POR)	Threshold voltage of power-on-reset	2.8	V
V_T(BOR)	Threshold voltage for brown-out-reset	2.6	V

CF attribute memory read and write AC characteristics

For the definitions of parameters, please refer to CompactFlash Specification Rev. 2.1.

Symbol	Parameter	Min.	Max.	Unit
tcR	Read cycle time	300		Ns
ta(A)	Address access time		300	Ns
ta(CE)	Card Enable access time		300	ns
ta(OE)	Output Enable access time		150	ns
tdis(CE)	Output disable time from CE		100	ns
tdis(OE)	Output disable time from OE		100	ns
tsu(A)	Address setup time	30		ns
ten(CE)	Output enable time from CE	5		ns
ten(OE)	Output enable time from OE	5		ns
tv(A)	Data valid time from address change	0		ns
tcW	Write cycle time	250		ns
tw(WE)	Write pulse width	150		ns
trec(WE)	Write recovery time	30		ns
tsu(D-WEH)	Data setup time for WE	80		ns
th(D)	Data hold time	30		ns

Common memory read and write AC characteristics

For the definitions of parameters, please refer to CompactFlash Specification Rev. 2.1.

Symbol	Parameter	Min.	Max.	Unit
ta(OE)	Output Enable access time		125	ns
tdis(OE)	Output disable time from OE		100	ns

tsu(A)	Address setup time	30		ns
th(A)	Address hold time	20		ns
tsu(CE)	Card Enable setup time	9		ns
th(CE)	Card Enable hold time	20		ns
tw(WT)	Wait width time		3000	ns
tw(WE)	Write pulse time	150		ns
tsu(D-WEH)	Data setup time for WE	80		ns
th(D)	Data hold time	30		ns
trec(WE)	Write recover time	30		ns
tv(WT-OE)	Wait delay falling from OE		35	ns
tv(D-WT)	Data setup for wait release		0	Ns
tv(WT-WE1)	Wait delay falling from WE		35	ns
tv(WT-WE2)	WE high from wait release	0		ns

I/O access read and write AC characteristics

For the definitions of parameters, please refer to CompactFlash Specification Rev. 2.1.

Symbol	Parameter	Min.	Max.	Unit
td(IORD)	Data delay after IORD		100	ns
th(IORD)	Data hold time following IORD	0		ns
tw(IORD)	IORD pulse width	165		ns
tsuA(IORD)	Address setup time for IORD	70		ns
thA(IORD)	Address hold time from IORD	20		ns
tsuCE(IORD)	Card Enable setup time for IORD	5		ns
thCE(IORD)	Card Enable hold time from IORD	20		ns
tsuREG(IORD)	REG setup time for IORD	5		ns

thREG(IORD)	REG hold time from IORD	0		ns
tdfINP(IORD)	INPACK delay falling from IORD	0	45	ns
tdrINP(IORD)	INPACK delay rising from IORD		45	ns
tdfIO16(IORD)	IOIS16 delay falling from address		35	ns
tdrIO16(IORD)	IOIS16 delay rising from address		35	ns
tdWT(IORD)	Wait delay falling from IORD		35	ns
td(WT)	Data delay from wait rising		0	ns
tsu(IOWR)	Data setup time for IOWR	60		ns
th(IOWR)	Data hold time from IOWR	30		ns
tw(IOWR)	IOWR pulse width	165		ns
tsuA(IOWR)	Address setup time for IOWR	70		ns
thA(IOWR)	Address hold time from IOWR	20		ns
tsuCE(IOWR)	Card Enable setup time for IOWR	5		ns
thCE(IOWR)	Card Enable hold time from IOWR	20		ns
tsuREG(IOWR)	REG setup time for IOWR	5		ns
thREG(IOWR)	REG hold time from IOWR	0		ns
tdWT(IOWR)	Wait delay falling from IOWR		35	ns
tdrIOWR(WT)	IOWR high from wait high	0		ns
tw(WT)	Wait width time		3000	ns

True-IDE mode I/O access read and write AC characteristics

For the definitions of parameters, please refer to CompactFlash Specification Rev. 2.1.

Symbol	Parameter	Min.	Max.	Unit
t0	Cycle time	120		ns

t1	Address valid to IORD/IOWR setup	25		ns
t2	IORD/IOWR	70		ns
t2	IORD/IOWR register (8bit)	70		ns
t3	IOWR data setup	20		ns
t4	IOWR data hold	10		ns
t5	IORD data setup	20		ns
t6	IORD data hold	5		ns
t6Z	IORD data tri-state		30	ns
t9	IORD/IOWR to address valid hold	10		ns
tRD	Read data valid to IORDY active, if IORDY initially low after tA	0		ns
tA	IORDY setup time	35		ns
tB	IORDY pulse width		1250	ns
tC	IORDY assertion to release		5	ns

Read/write timing for NAND type flash

For the definition of parameters, please refer to Toshiba flash datasheet

Symbol	Parameter	Min.	Max.	Unit
tCLS	FCLE setup time	0		ns
tCLH	FCLE hold time	10		ns
tCS	FCE# setup time	0		ns
tCH	FCE# hold time	10		ns
tCEH	FCE# high hold time	100		ns
tWP	FWE# pulse width	25		ns
tALS	FALE setup time	0		ns
tALH	FALE hold time	10		ns
tDS	Data Setup time	20		ns

tDH	Data hold time	10		ns
tWH	FWE# high hold time	15		ns
tWW	FWP high to FWE# low	100		ns
tRR	Ready-to-FRE# Falling edge	20		ns
tRP	FRE# pulse width	25		ns
tREH	FRE# high hold time	15		ns
tRHW	FRE# high to FWE# low	0		ns
tWHC	FWE# high to FCE# low	30		ns
tWHR	FWE# high to FRE# low	60		ns
tAR	FALE low to FRE# low	10		ns
tCLR	FCLE low to FRE# low	10		ns

Above technical information is based on industry standard data and tested to be reliable. However, Transcend makes no warranty, either expressed or implied, as to its accuracy and assumes no liability in connection with the use of this product. Transcend reserves the right to make changes in specifications at any time without prior notice.